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Abstract 
As MOS devices scale to submicron lengths, short-channel effects be-
come more pronounced, and an improved transistor model becomes 
a necessary tool for the VLSI designer [10]. We present a simple, 
physically based charge-controlled model. The current in the MOS 
transistor is described in terms of the mobile charge in the channel, 
and incorporates the physical processes of drift and diffusion. The 
effect of velocity saturation is included in the drift term. We define a 
complete set of natural units for velocity, voltage, length, charge, and 
current. The solution of the dimensionless current-flow equations us-
ing these units is a simple continuous expression, equally applicable in 
the subthreshold, saturation, and "ohmic" regions of transistor opera-
tion, and suitable for computer simulation of integrated circuits. The 
model is in agreement with measurements on short-channel transistors 
down to 0 .351" channel length. 
General Apl?roach 
We will begin by obtaining the channel current for a transistor in 
saturation. This condition is equivalent to the assumption that the 
mobile charge at the drain is moving at the saturated velocity v0 • Our 
strategy will be to choose a value for the mobile charge per unit area 
at the barrier maximum near the source. This value Q, is obtained 
by integrating the Fermi distribution in the source times the density 
of states in the channel region with respect to energy. Given the 
source potential V,, we can compute the surface potential at the source 
~. for a given Q, by inverting this integrat ion. Once we know ~ •• 
the depletion-layer width and depletion-layer charge can be calculated 
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from strictly electrostatic considerations, given the substrate doping 
level. From the surface potential and depletion-layer charge we can 
then determine the gate potential V,. We obtain the channel current I 
by integrating the current-flow equations from one end of the channel 
to the other, using Q. as a boundary condition. Thus , for each choice 
of mobile-charge density, we can separately compute the gate voltage 
and the corresponding channel current. 
The more involved treatment of the transistor when it is not in satu-
ration is an extension of the saturation case. Here, the mobile-charge 
density at the drain end of the channel Q d is set not by velocity satura-
tion, but by a boundary condition involving the drain voltage. Using 
this condition, we can build up a complete model for the transistor, 
covering all regimes of operation. The characteristics are completely 
continuous above and below threshold, in and out of saturation. This 
treatment takes into account all the effects of mobile-carrier velocity 
saturation. 
Source Mobile-Charge Boundary Condition 
The mobile charge per unit area in the channel region Qm is a function 
of the distance z along the channel. At the barrier maximum just into 
the channel from the source, the boundary condition on the mobile-
charge density p. is given by the integral of the carrier density in the 
source region (a Fermi distribution) times the density of states N(E) 
in the channel: 
For any realizable bias conditions, even for submicron devices, the 
source Fermi level is always many kT below the surface potential at the 
barrier maximum. The usual treatment, in which the Fermi function 
is replaced by a Boltzmann approximation, is thus valid. The resulting 
expression can be written as 
The effective density of states in the channel Neff is given by 
00 
Neff = j N(E)e-EdE. 
0 
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In these expressions, all energies are in units of kT, and hence all 
potentials are in units of kT f q. 
The charge density Q, is the integral from bulk to surface of p,. The 
charge is actually quantum mechanically distributed, but we will as-
sume that the charge is located at the surface. Then, 
(1) 
Solving equation 1 for ~. and expressing ~. in ordinary volts: 
kT ( -Q, ) ~. = -In ~ +V.. 
q q etr 
(2) 
Note that the source voltage is referred to fiat-band rather than to 
substrate Fermi level, so the junction band-bending must be added to 
the actual applied voltage. 
Electrostatics 
The complete electrostatics of the MOS device involves three inde-
pendent potentials (source, drain, and gate) relative to substrate. We 
observe that the current through the channel always is controlled by 
the point along the channel where the potential barrier is maximum. 
This point is very near the source except when the voltage drop along 
the channel is nearly zero. Conditions on either side of this maximum 
point become progressively less important in determining the current. 
Because the potential is a maximum, one can accurately determine the 
solution normal to the channel using a one-dimensional analysis. The 
level of approximation used throughout this paper is to extend the 
conditions found from this one-dimensional solution toward the drain 
until the drain depletion layer is encountered. This approach factors 
an otherwise intractable problem into simple sub-problems that can 
be solved separately. 
Figure 1 is a visualization of the potential distribution in the channel 
and shows the overall coordinate system. Figure 2 shows a cross-
section through the barrier maximum of an MOS transistor (shown 
as n-channel). We assume that the substrate is uniformly doped with 
N acceptors per unit volume and hence the depletion layer contains 
a constant charge density p = - qN. In our coordinate system, x is 
measured perpendicular to the surface, with x = 0 at the substrate 
edge of the depletion layer. By simple application of Gauss' law, the 
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electric field at any x is just equal to the total charge per unit area 
between the edge of the depletion layer and the point x, divided by 
E1 , the permittivity of the semiconductor. The surface potential ~ is 
obtained by integrating this electric field from x = 0 to the surface 
x = Xo- The result of this integration is 
~ = _..!_px5 
E1 2 
(3) 
We will use the band edge deep in the substrate as the reference for 
all potentials. In this way, the surface potential is zero at fiat-band. 
For any value of surface potential, equation 3 gives the depletion-layer 
thickness. Using this thickness, the total charge per unit area Qd.p 
uncovered in the depletion layer is 
(4) 
The voltage across the gate oxide is the electric field times the oxide 
thickness tox· The electric field is just the total charge divided by 
the permittivity of the oxide. The total charge is comprised of the 
depletion layer charge Qd•p• the mobile charge per unit area Qm, and 
the surface fixed charge Q .. (which includes the interface charge Q;t 
and any threshold adjustment charge). Consequently, 
~ - tox ( Qtot) 
fox 
1 ~ - -0 (Qd•p + Qm + Q .. ). ox (5) 
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Given the surface potential, the gate voltage can be determined from 
equations 2, 3, 4 and 5. In general, the problem of deriving a self-
consistent solution is difficult because the surface potential depends 
on mobile-charge density through equation 5, and the mobile-charge 
density depends on surface potential through the current flow equa-
tions. In addition, the boundary conditions on the mobile-charge den-
sity depend on surface potential through the Fermi distribution. 
We can extract useful information from equation 5 for small changes 
in voltage around some operating point. Differentiating equation 5 
with respect to ~, we obtain 
(6) 
where 
Cdep = 8Qdep = ~' lax and Cox=-. a~ ~ t~ 
A particularly interesting simplification of the analysis can be derived 
from equation 6. For any given operating point, the gate is an equipo-
tential and hence V, does not depend on the coordinate z along the 
channel, whereas the surface potential ~ changes considerably. For 
the purpose of evaluating ~. the lefthand side vanishes and we can 
define an effective channel capacitance C per unit area: 
(7) 
Intuitively, the mobile charge is fixed by a boundary condition at the 
source. As it flows through the channel, there is a fixed relation be-
tween mobile charge and surface potential given by equation 7. In 
general, the capacitance C is a weak function of z , as is the mobility 
Jl.· We will first derive the zero-order result, taking C as constant and 
equal to the value at the potential maximum. This approximation is 
much less restrictive than the usual gradual channel approximation. 
Channel Current 
From the boundary conditions on mobile-charge density and surface 
potential at the source, we can now evaluate the channel current 
I . The current is dominated by diffusion under some circumstances, 
whereas in other regimes of operation the same transistor has charge 
carriers with drift velocities near saturation over the entire length of 
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the channel. We represent the current flow by a drift term and a dif-
fusion term, and include the effects of velocity saturation in the drift 
term. Thus, 
(8) 
where w is the width of the channel. The detailed functional form of 
drift velocity in the channel is not known with certainty. We adopt 
a simple relation that has the correct behavior at both high and low 
fields [4]: 
vdrift = Vo ( p.E E) · 
Vo + p. 
(9) 
We now introduce a set of natural units, which we will use throughout 
the rest of this paper: 
Velocity Vo 
Voltage 
kT 
q 
Length lo = D = p.kT 
vo voq 
Charge QT = kT C 
q 
Current voQT 
We define the thermal charge QT = C kT I q as the mobile charge per 
unit area at the potential maximum required to change the surface 
potential by exactly kT I q. The length unit l0 can be thought of as a 
mean free path for electrons. All variables will be written in terms of 
these units, resulting in a dimensionless form for all equations. 
In what follows, we will compute all currents for a channel of unit 
width. Because 
and 
a~ 
E= - -, az 
equation 8 can be written (in natural units) as 
[ = QmQ:, + Q' Q:n + 1 m> 
or 
(10) 
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where the prime indicates derivative with respect to z, the distance 
along the channel. The first term on the righthand side of the equa-
tion is the drift term, and the second is the diffusion term. We will 
assume that the (Q:,,)l term is negligible compared to either the QmQ:, 
term (when Qm is large) or the Q:, term (when Qm is small). This 
approximation is excellent as long as l f l0 ~ 1. For a typical n-channel 
process, l0 ~ 0.015 microns . Equation 10 can thus be written 
or 
I(Q:, + 1) = QmQ:,. + Q:, 
Q:r,(Qm + 1) 
We now integrate both sides of this expression along the channel from 
drain (z = 0) to source (z = l) . Noting that I is not a function of z, 
(11) 
A number of important insights into the operation of MOS devices 
can be gained from equation 11. For sufficiently large l, the current is 
small compared with unity, and 1 - I ~ 1. This approximation cor-
responds to the usual treatment, ignoring velocity-saturation effects. 
Tracing through the derivation, we see that the quadratic term comes 
from the drift term in equation 8, and the linear term comes from 
the diffusion term in equation 8. The two terms make approximately 
equal contributions to the saturation current for Q, = QT. For larger 
Q., the surface potential is dominated by mobile charge; for smaller 
Q., the surface potential is determined by the charge in the depletion 
layer. The condition Q, = QT corresponds to the common notion of 
threshold. We conclude that below threshold, current flows by diffu-
sion; above threshold, current flows by drift, and at threshold, there is 
no discontinuity. The threshold shift due to the source substrate bias 
is modeled directly because the source potential in equation 2 need 
not be zero. No new terms need to be added to equation 5, and no 
new parameters need to be added to the model. 
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For a transistor in saturation, the charge density Qd at the drain is 
moving at saturated velocity v0 • In natural units, this condition can 
be written Qd ~ I. Equation 11 then becomes a simple quadratic in 
Q., the mobile charge density at the source, giving, 
2Il + 1 = (Q. + 1 - I)2 • (12) 
The solution to equation 12 is 
I.at = Q.+(l+l)(l-J1+2Q.{l:l)2) 
~ Q. + (l + 1) ( 1 - VI+ 2~· ) . {13) 
For sufficiently low drain voltages, the mobile charge at the drain Qd is 
no longer moving at saturated velocity. Solving equation 11 explicitly 
for I gives 
{14) 
The effects of velocity saturation can be seen in equation 14. If 
l ~ Q.-Qd, then we can ignore the Q.-Qd term in the denominator, 
and we have 
(15) 
For large gate voltages, Q. ex: V'" - Vtb and the Q! term dominates. 
We have the familiar long-channel behavior: 
For gate voltages below threshold, the Q, term dominates in equa-
tion 15, the charge is exponential in the gate voltage, and 
In the limit of velocity saturation, l ~ Q.- Qd, and we can ignore the 
l in the denominator of equation 14. Then the first fraction reduces 
to 1, and for large gate voltages 
So, for a highly velocity-saturated device, there is a linear dependence 
of current on gate voltage. 
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Characteristics Below Saturation 
We must now determine the boundary condition at the drain in order 
to evaluate Qd as a function of ~d · We will define at every point along 
the channel a quasi-Fermi level or imre/ [9] € such that 
~ _ € = kT In ( -Q ) . 
q qN.tr (16) 
This expression is, of course, just a generalization of equation 2. Writ-
ing equation 16 for both source and drain, assuming €. = V. at the 
source, and subtracting the two expressions yields a relation between 
the surface potentials at the source and drain ( ~. and ~d), the mobile-
carrier densities at the source and drain ( Q. and Qd), and the imrefs 
at the source and drain (V. and €d). We have 
(17) 
We further assume, for the purpose of estimating the effect of small 
drain voltages on Qd, that carriers at the drain end of the channel 
are Boltzmann distributed in energy with the same temperature as 
carriers in the drain. This approximation is exact in the limit of zero 
drain-source voltage. It will become less accurate when carriers are 
moving with saturated velocity. 
We will derive the drain boundary condition by the following some-
what intuitive argument. Let the density of states in the drain be 
Nd and the density of states at the drain end of the channel be Nc. 
The probability Pcd of a carrier in the channel making a transition 
to a state in the drain is just the probability Pc of the state in the 
channel being occupied multiplied by the probability 1 - Pd that the 
corresponding state in the drain is unoccupied. A similar argument 
produces the probability that a carrier in the drain makes a transition 
back into the channel. Then, 
and 
Pdc = NdPdNc(1- Pc)· 
The net drain current is proportional to the difference between these 
two probabilities: 
(18) 
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Substituting Pc and Pd in terms of the imrefs as given in equation 16, 
equation 18 becomes 
(19) 
We notice that the constant K can be evaluated by considering oper-
ation at large drain voltages (Vd ~ ed). This condition corresponds 
to saturation, with carriers at the drain end of the channel moving at 
saturated velocity. In natural units, this condition is written Qd = I , 
and therefore K = 1. Consequently, equation 19 can be expressed as 
(20) 
Because equation 5 is valid for any surface potential, we can use equa-
tions 3, 4, and 5 to solve for ~d, yielding, 
(21) 
Substituting equation 20 into equation 17, we arrive at the final form 
of the relation between carrier density, current, and drain voltage: 
Q, ( I) Vd - V. = ~d - ~. +In Qd - In 1 - Qd . (22) 
The ~d - ~.term is just the difference in the imrefs at the two ends of 
the channel. The In (1- I / Qd) term is due to the "drain drop"; that 
is, the difference between ed and Vd. The actual current for any given 
operating point can be found by simultaneous solution of equations 22 
and 14. 
Model Evaluation 
In order to generate model curves for comparison with experimental 
data, the following algorithm was used. Voltages V, and V. were used 
with equations 2 and 5 to determine the source charge Q,. Then the 
drain voltage Vd was used with equations 14, 21 and 22 to determine 
the drain charge and the drain current. Alternatively, several values 
of the drain charge were chosen varying between Qd = Q. (Ida = 
0, Vd• = 0) and Qd = Iaat (I= I.,.t , large Vda), sweeping out the drain 
characteristic. 
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Experimental Results 
We compared the model with a number of experimental devices with 
oxide thickness ~ 100 A and channel lengths down to 0.35 J.L, provided 
by Intel corporation. Detailed comparisons were made for devices 
from the same wafer, all of width 50 J.L and of length ranging from 
50 J.L to 0.35 J.L [7]. Mobility was taken from the channel conductance 
of the 50 J.L device at very low drain-source voltage. Channel lengths 
were determined by comparing the channel conductance of a given 
device to that of the 50 J.L device. Oxide thickness was obtained from 
the capacitance of a large MOS-dot. Substrate doping was found by 
plotting the threshold voltage versus the square root of the source-
substrate reverse bias, as shown in Figure 3. The fixed charge at the 
surface Q,. was computed directly from the threshold voltage once 
the substrate doping was known. This charge includes any threshold-
adjustment implant dose. The saturated velocity of electrons in silicon 
was taken from the literature [6]. 
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Figure 4: Drain current vs. V& 
for fixed V,, for a 50 J.L transistor. 
The results of comparing the zero-order model for 50 J.L, 0.7 J.L, and 
0.35 J.L devices are shown in Figures 4, 5, and 6. Drain curves are 
shown for fixed Vga ranging from 0 to 3 volts. The theoretical curves 
use the same set of parameters in all cases, except that the value of Q •• 
was found to be slightly larger (in the direction to increase the thresh-
old) for shorter devices. Any minute lateral surface diffusion during 
drain-source drive could easily produce such an effect. Although the 
threshold shift induced by this effect was small, a correction was made 
for each length in order to fit the subthreshold current, which is expo-
nential in Q.,. Note that this effect is in the opposite direction from 
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the commonly expressed notion that threshold voltages decrease with 
decreasing length. In any case, the agreement is quite good. The 
model is simple to evaluate and the magnitudes of the curves match 
well. The results are certainly adequate for most digital applications. 
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First-Order Corrections to the Basic Model 
There are several first-order effects, the consequences of which can be 
seen in Figure 6. The slope of the drain curves in saturation has not 
yet been considered. This dependence of saturation current on drain 
voltage is due to the change in channel length l with drain bias in equa-
tion 14. This well-known behavior is called the Early effect, after Jim 
Early who first explained the phenomenon in bipolar transistors [2]. 
The conductance of the actual device near the origin is less than that 
predicted by the model, and the discrepancy is larger for larger gate 
voltages. This behavior is due to the dependence of mobility on electric 
field perpendicular to the direction of current flow. Intuitively, the 
field from the gate attracts electrons in the channel toward the oxide 
interface. Conditions at this interface are not as ideal as they are in 
the silicon crystal, and an electron is more likely to be scattered if 
it spends more time there. This additional scattering decreases the 
electron's mean free time, and hence reduces its mobility. 
Another effect is that the experimental saturation currents are less 
dependent on gate voltage than would be expected. This discrepancy 
223 
is due to parasitic resistances of the source and drain. Although resis-
tance is not a device property in the strictest sense, it is a necessary 
and unavoidable byproduct of any real fabrication process. As channel 
lengths are made shorter, control can be maintained only by reducing 
the depth of source and drain diffusions. Shorter channels have less 
resistance of their own, but are necessarily accompanied by larger and 
larger sheet resistance in source and drain. The ratio of the resistances 
thus scales as the square of the channel length. 
The several effects mentioned, along with the first-order corrections to 
the model itself, are of roughly the same magnitude. Some, such as the 
Early effect, increase the current. Others, such as mobility variation 
and internal resistances, decrease the current. Our modis operandi is 
to find a particular regime of operation in which one of the effects is 
dominant, and to evaluate the effect there. We study each effect where 
it can be isolated and analyzed independently. 
Mobility Variation 
The vertical electric field acting perpendicular to the channel leads 
to mobility degradation with increasing Vw This effect can be seen 
quite clearly in a 50J.L transistor in which velocity saturation and series 
resistance are negligible. A plot of the low-field channel conductance 
versus gate voltage is shown in Figure 7. Also shown in Figure 7 is 
the derivative of the conductance curve :~ •. H the mobility were con-
stant, the conductance plot would be a straight line with x-intercept at 
threshold, and the derivative would be constant above threshold. The 
slope of the derivative curve is a direct measurement of the mobility 
variation with the gate electric field, E 11 • By adding another term to 
the scattering model used to de~ive the velocity saturation, we obtain 
a form for J.L: 
{23) 
Mobility variation was added to the model by replacing J.L in equation 9 
with J.Letr· The vertical electric field E11 was calculated from the relation 
E _ Qlol 11 -
f, 
{24) 
where Q101 is the total charge as used in equation 5. The parameters J.L 
and E1 can be evaluated directly from the data in Figure 7. The value 
of the mobility was found to be 490 cm2 / volt - sec. The results of 
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this refinement to the model and of the uncorrected model are plotted 
along with the original experimental data. 
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The Early effect (drain-voltage modulation of channel length) Is Im-
portant in today's devices, and becomes crucial as devices scale to 
submicron lengths. The effect is best observed in a short-channel de-
vice in subthreshold, where there are no mobile charge carriers to 
reduce the effect. Current flows by pure diffusion so there is no veloc-
ity saturation in the channel proper. We know the surface potential 
at the source edge of the channel, and know that it is constant to the 
very edge of the drain depletion region. Hence, a measurement of the 
slope of saturation current amounts to a direct measurement of the 
change in channel length with drain voltage: 
where 10 is the saturation current in the absence of the Early effect. 
An example of the direct manifestation of the Early effect can be seen 
in the subthreshold current of a 0.7 J.L device in Figure 8. 
To incorporate the Early effect into our model, the effective channel 
length is calculated by subtracting the lengths of the depletion layers 
225 
at source and drain from the physical length: 
The actual boundary around the depletion layer near the drain is a 
complicated, two-dimensional affair, involving not only the the fixed 
charges in the depletion layer but also the mobile charge in the channel 
!1,3]. We used the source and drain surface potentials, electric fields, 
and voltages as the boundary conditions in the solution of Gauss' Law. 
A simple cylindrical approximation to the two-dimensional solution 
around the drain "comer" in subthreshold gives a value for 6L that is 
../2 times as large as that predicted for a planar junction. The factor 
derived from Figure 8 is 1.4. To add the Early effect to our model 
the value of l in equation 14 was replaced by Leff · The result of this 
correction is the model curve shown in Figure 8. 
Electric-field lines from the drain can terminate on mobile electrons as 
well as on the negative fixed charges in the depletion layer The den-
sity of mobile charge increases at higher gate voltages. We therefore 
expect a smaller change in channel length at high gate voltages than 
in subthreshold. A graphic illustration of the effect of mobile charge 
on the Early effect can be seen in Figure 9, which is a drain curve 
for higher gate voltage {3.0 V, well above threshold). The theoretical 
curve shown is that predicted by the Early effect, ignoring the contri-
bution of mobile charge. The corrected model curve is shown as part 
of the drain characteristics in Figure 13. 
We calculate an approximate volume charge density by normalizing 
the mobile charge/ unit area by the width of depletion layer normal to 
the surface. So p now becomes 
Pelf = Pmobile + Pdepletion· 
In the model calculation, the vertical depletion layer widths at the 
source and drain ends of the channel were used as normalizing factors. 
These values were calculated from equation 4. The value of Petr was 
used in place of p in the calculation of the depletion-layer length. 
Since the mobile charge increases the total charge in the electrostatic 
equations, it decreases the extent to which the saturation current 
changes with drain voltage. This decrease in Early effect with mobile-
charge density we have called the Late effect. It is clear that the 
Late effect makes the device a better current source and hence, in 
226 
1.2 
1.0 
., 0.8 
0. 
~ 0.6 
"' I ~ 0.4 
::::;- 0.2 
0 .0 
0.0 0.5 1.0 1.5 2.0 2.5 3.0 
Vds(volts) 
Figure 9: Drain Current vs. 
Vd, for VP = 3V for a 0.7 p.. 
transistor. Dots: data; solid 
line: model curve without mobile 
charge effect. 
1.8 9 
-:;-1.6 
--
8 ... _, 
~ 1.4 7 0 > 
';;-1.2 6 
-"' ~1.0 0. 5 E 
4 ~ 
"' 0.8 
"' l:, 0.6 3 I 0 
@-0.4 2 
..-< 
'G 0.2 1 Q 
0.0 0 
0.0 0.5 1.0 1.5 2.0 2.5 3 .0 
V gs(volts) 
Figure 10: Conductance and 
slope of conductance for a 0. 7 J1.. 
device. Dots: data; solid lines: 
corrected model curves, dashed 
lines: model without resistance. 
some sense, more ideal. However, the effect has decreased the current-
driving capability of the device. 
Resistance 
Although not strictly part of a device model, source and drain resis-
tance must be included to compare the model to any real measure-
ments. Direct measurements of the sheet resistance of the diffusion 
layer gave 68 ohms per square. In the test devices, the distance from 
the metal contact cuts to the edge of the gate was 5 p... The devices 
were 50 p.. wide, so the source and drain resistances were 7 0. For a 
short, wide device 50 J1.. by 7 p.. we measured drain currents up to 10 rnA. 
The corresponding voltage drop across the source resistor amounted to 
an error of 70 mV, about 15 per cent of the spacing between adjacent 
drain curves. To compute accurate device characteristics, source and 
drain resistors were added to the model. This equivalent circuit was 
simulated by iteration, alternately updating V. and Vd and evaluat-
ing the model. Figure 10 shows the experimental data and the model 
results with and without resistance. 
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The Upgraded Model 
In addition to the phenomena described above, two other first-order 
effects were added to the model. The width of the depletion layer 
in the channel increases with distance towards the drain. This effect 
corresponds to a decrease in the capacitance C in equation 7. The 
vertical electric field E1 also varies along the channel, reaching a min-
imum at the drain, affecting the mobility variation in equation 23 at 
high drain voltages. Both of these variations were interpolated linearly 
between the known values at source and drain. The effects mentioned 
were incorporated into a unified model, which was used to generate 
theoretical curves for all measured properties of transistors of a wide 
range of lengths. The family of measurements for 50 ~-'• 2 ~-'• 0. 7 ~-'• 
and 0.35 1-' devices are shown in Figures 11, 12, 13, and 14. For each 
device, we show the drain characteristics for gate voltages of 0 to 3 
Volts in 0.5 Volt steps. 
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Figure 11: Drain Current vs. V<ia 
for V P = 0 - 3 V for a 50 1-' tran-
sistor. 
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Figure 12: Drain Current vs. Vda 
for v,. = 0 - 3 V for a 21-' tran-
sistor. 
It can be seen that the model generates curves that are in excellent 
agreement with experiment over a wide range of device sizes without 
resorting to ad hoc parameters. All parameters either are derived from 
the process by direct measurement, or are physical dimensions of the 
layout of a particular device. We believe these results demonstrate that 
a simple first-principles model with physically meaningful, measurable 
parameters is quite capable of quantitatively predicting the behavior 
of MOS devices down to their limit of usefulness [5]. 
228 
1.2 
1.0 
'if 0.8 § 
1.8 
1.6 
~1.4 
~1.2 
~ 1.0 
"' 0.6 
I 
~ 0.4 .. · · · · · · · · to.s 
...... 
~0.6 
...... 0.4 
0.2 
0.5 1.0 1.5 2.0 2.5 3.0 °-IQ~.O:----:+o---1,...0-:---1."'"5--::-2~.0--:-<2.5 
V ds{volts) Vds (volts) 
Figure 13: Drain Current vs. Vd. 
for Vgs = 0-3 V for a 0.7 p. tran-
sistor. 
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